Consider a 32-bit microprocessor , with a 16-bit external data bus, driven by an 8-MHz input
clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four
input clock cycles. What is the maximum data transfer rate across the bus that this
microprocessor can sustain in bytes/s? To increase its performance, would it be better to make
its external data bus 32 bits or to double the external clock frequency supplied to the
microprocessor? State any other assumptions you make and explain. Hint: Determine the
number of bytes that can be transferred per bus cycle.
